Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing ESD protection schemes in semiconductor integrated circuits

Testing ESD protection schemes in semiconductor integrated circuits

US Patent 5978197 · Granted Nov 2, 1999

Estimated economic value: $12,816,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Alignment of openings in semiconductor fabrication2001
Reduced voltage quiescent current test methodology for integrated circuits2001
Method and system for alignment of openings in semiconductor fabrication1999