Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Management of both renamed and architected registers in a superscalar computer system

Management of both renamed and architected registers in a superscalar computer system

US Patent 5996063 · Granted Nov 30, 1999

Estimated economic value: $27,589,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reset dynamic address translation protection instruction2024
Fetch request arbiter2023
Operating system deactivation of storage block write protection absent quiescing2023
Creating a dynamic address translation with translation exception qualifiers2021
Suspending translation look-aside buffer purge execution in a multi-processor en2021
Dynamic address translation with access control in an emulator environment2021
Multi-engine address translation facility2021
Zone-SDID mapping scheme for TLB purges2021
Zone-SDID mapping scheme for TLB purges2021
Suspending translation look-aside buffer purge execution in a multi-processor en2020
Multi-engine address translation facility2020
Multi-engine address translation facility2020