Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer system with bridge logic that reduces interference to CPU cycles during secondary bus transactions

Computer system with bridge logic that reduces interference to CPU cycles during secondary bus transactions

US Patent 5991833 · Granted Nov 23, 1999

Estimated economic value: $59,053,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technologies for congestion control for IP-routable RDMA over converged ethernet2022
Apparatus and method for packet transmission over a high speed network supportin2013
Transaction switch and network interface adapter incorporating same2008
Circuit for setting computer system bus signals to predetermined states in low p2002
System and method for maintaining coherency and improving performance in a bus b2001
Configuration logic within a PCI compliant bus interface unit which can be selec2001
Device and method for dynamically reducing power consumption within input buffer2001
Computer system with support for a subtractive agent on the secondary side of a 2001
Computer system with bridge logic that includes an internal modular expansion bu2001
Computer system with bridge logic that includes an internal modular expansion bu2001
Computer system having integrated bus bridge design with delayed transaction arb2001
Computer system having integrated bus bridge design with delayed transaction arb2001