Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processing instructions up to load instruction after executing sync flag monitor instruction during plural processor shared memory store/load access synchronization

Processing instructions up to load instruction after executing sync flag monitor instruction during plural processor shared memory store/load access synchronization

US Patent 5968135 · Granted Oct 19, 1999

Estimated economic value: $385,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program, method, information processing device, and system for a transparent dis2025
Application apparatus, image processing apparatus, and non-transitory computer r2021
Security measure invalidation prevention device, security measure invalidation p2021
Specifying system, specifying device, and specifying method2021
Optimization apparatus, optimization method, and optimization program2020
Control device, control system, control method, and control program2019
Image display device, image control device, image forming device, image control 2015
Information processing apparatus and power saving memory management method with 2014
Optimum code generation method and compiler device for multiprocessor2012
Processor having a cache memory which is comprised of a plurality of large scale2012
Method and computer for reducing power consumption of a memory2012
Method of power-aware job management and computer system2011