Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for performing transistor-level static timing analysis of a logic circuit

Method for performing transistor-level static timing analysis of a logic circuit

US Patent 5946475 · Granted Aug 31, 1999

Estimated economic value: $31,470,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Remote verification for configuration updates2017
Remote verification for configuration updates2015
Remote verification for configuration updates2014
Verifying proper representation of semiconductor device fingers2014
Technique for fast power estimation using probabilistic analysis of combinationa2013
Parametric timing analysis2011
Highly threaded static timer2011
Leakage power optimization considering gate input activity and timing slack2010
Multithreaded static timing analysis2010
Parametric timing analysis2008
Method for evaluating nets in crosstalk noise analysis2007
Determining cycle adjustments for static timing analysis of multifrequency circu2007