Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed ratioed CMOS logic structures for a pulsed input environment

High speed ratioed CMOS logic structures for a pulsed input environment

US Patent 5942917 · Granted Aug 24, 1999

Estimated economic value: $173,687,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, methods, and apparatuses for heterogeneous computing2024
Systems, apparatuses, and methods for chained fused multiply add2024
Multi version library cell handling and integrated circuit structures fabricated2024
Systems, methods, and apparatuses for heterogeneous computing2023
Systems, apparatuses, and methods for chained fused multiply add2022
Systems, methods, and apparatuses for heterogeneous computing2022
Multi version library cell handling and integrated circuit structures fabricated2022
Systems, methods, and apparatuses for heterogeneous computing2021
Through gate fin isolation2021
Systems, apparatuses, and methods for chained fused multiply add2020
Bridge driver for a switching voltage regulator which is operable to soft-switch2020
Systems, apparatuses, and methods for chained fused multiply add2018