{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method for forming poly-via connection between load transistor drain and driver transistor gate in SRAM", "item": "https://www.patentleaderboard.com/patent/5937291"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming poly-via connection between load transistor drain and driver transistor gate in SRAM

Method for forming poly-via connection between load transistor drain and driver transistor gate in SRAM

US Patent 5937291 · Granted Aug 10, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chemical mechanical polishing method2013
Chemical-mechanical polishing method2011
Chemical-mechanical polishing method2008
Chemical-mechanical polishing method2005
Method of forming separated spacer structures in mixed-mode integrated circuits2002
Monitor method for testing probe pins2001
Method for forming enhanced FOX region of low voltage device in high voltage pro2001
Method of manufacturing shallow trench isolation structure2001
Metal-insulator-metal capacitor2001
Method for fabricating high-voltage device2001
Wafer acceptance testing method and structure of a test key used in the method2001
Damascene process with anti-reflection coating2000