Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › RAM with synchronous write port using dynamic latches

RAM with synchronous write port using dynamic latches

US Patent 5933369 · Granted Aug 3, 1999

Estimated economic value: $35,571,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for generating multiple implementation views of an IC design2010
Method and system for generating implementation files from a high level specific2010
Method and system for generating multiple implementation views of an IC design2008
Double data rate flip-flop2008
Method and apparatus for generating a boundary scan description and model2007
Method and system for generating implementation files from a high level specific2007
Double data rate flip-flop2004
FPGA lookup table with high speed read decorder2003
Mechanism for transmitting movement in up to six degrees-of-freedom2003
FPGA lookup table with speed read decoder2003
Double data rate flip-flop2003
Logic/memory circuit having a plurality of operating modes2002