Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cascoded-MOS ESD protection circuits for mixed voltage chips

Cascoded-MOS ESD protection circuits for mixed voltage chips

US Patent 5930094 · Granted Jul 27, 1999

Estimated economic value: $37,027,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge device and method2008
System and method for electrostatic discharge protection using lateral PNP or PM2003
Method and apparatus for predicting an operational lifetime of a transistor2003
Integrated ESD protection circuit using a substrate triggered lateral NPN2002
Electrostatic discharge device and method2002
Electronic assembly having improved power supply bus voltage integrity2001
Parametric tuning of an integrated circuit after fabrication2000
On-chip ESD protection in dual voltage CMOS2000
Parametric tuning of an intergrated circuit after fabrication2000
On-chip ESD protection in dual voltage CMOS2000
Lateral SCR structure for ESD protection in trench isolated technologies2000
EOS/ESD protection for high density integrated circuits2000