Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Planar DMOS transistor fabricated by a three mask process

Planar DMOS transistor fabricated by a three mask process

US Patent 5923979 · Granted Jul 13, 1999

Estimated economic value: $8,571,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Trench-gated MIS devices2016
Semiconductor including cup-shaped leadframe packaging techniques2015
Ambit light sensor with function of IR sensing2013
Integrated circuit package for semiconductior devices with improved electric res2012
Integrated circuit package for semiconductor devices with improved electric resi2011
Methods of achieving linear capacitance in symmetrical and asymmetrical EMI filt2011
Image sensor structure with recessed separator layer2009
Inverted J-lead for power devices2009
Semiconductor die package including cup-shaped leadframe2009
Integrated circuit package for semiconductor devices having a reduced leadframe 2008
Structures of and methods of fabricating trench-gated MIS devices2008
Power semiconductor package2007