Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture and method for controlling a cache memory

Architecture and method for controlling a cache memory

US Patent 5920891 · Granted Jul 6, 1999

Estimated economic value: $3,020,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic part testing2022
Automatic part testing2021
Plasma cleaning of superconducting layers2016
Atomic layer deposition of metal-oxide tunnel barriers using optimized oxidants2016
Plasma densification of dielectrics for improved dielectric loss tangent2015
Serial interface having a read temperature command2007
Hardware initialization method that is independent of boot code architecture2007
Non-volatile memory system having a programmably selectable boot code section si2007
Message based power management in a multi-processor system2007
Use of a signal line to adjust width and/or frequency of a communication link du2006
Message based power management2006
Non-volatile memory system having a programmably selectable boot code section si2004