Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for processing a multiple-register instruction that permit multiple data words to be written in a single processor cycle

Method and system for processing a multiple-register instruction that permit multiple data words to be written in a single processor cycle

US Patent 5913054 · Granted Jun 15, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamically updating hardware prefetch trait to exclusive or shared at program d2019
Dynamically updating hardware prefetch trait to exclusive or shared in multi-mem2018
Fully associative cache memory budgeted by memory access type2017
Efficient data prefetching in the presence of load hits2013
Efficient data prefetching in the presence of load hits2013
Avoiding memory access latency by returning hit-modified when holding non-modifi2013
Efficient data prefetching in the presence of load hits2012
Apparatus and method for generating packed sum of absolute differences2011
Patching ROM code2010
Apparatus and method for generating packed sum of absolute differences2009
Apparatus and method for generating packed sum of absolute differences2008
Apparatus and method for performing a detached load operation in a pipeline micr2007