Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Load instruction steering in a dual data cache microarchitecture

Load instruction steering in a dual data cache microarchitecture

US Patent 5898852 · Granted Apr 27, 1999

Estimated economic value: $38,089,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Task synchronization for accelerated deep learning2025
Raw scaler with chromatic aberration correction2025
Advanced wavelet filtering for accelerated deep learning2025
Placement of compute and memory for accelerated deep learning2025
Dynamic routing for accelerated deep learning2024
Basic wavelet filtering for accelerated deep learning2024
Raw scaler with chromatic aberration correction2024
Accelerated deep learning2024
Task activating for accelerated deep learning2023
Control wavelet for accelerated deep learning2023
Data structure descriptors for deep learning acceleration2023
Raw scaler with chromatic aberration correction2023