Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for maintaining cache coherency in a computer system with a highly pipelined bus and multiple conflicting snoop requests

Method and apparatus for maintaining cache coherency in a computer system with a highly pipelined bus and multiple conflicting snoop requests

US Patent 5893151 · Granted Apr 6, 1999

Estimated economic value: $71,710,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Preventing deployment failures of information technology workloads2022
Auto incorporation of new components into a hierarchical network2015
Auto incorporation of new components into a hierarchical network2015
Optimizing system throughput by automatically altering thread co-execution based2014
Optimizing system throughput by automatically altering thread co-execution based2014
Alteration of functional unit partitioning scheme in multithreaded processor bas2008
Method and apparatus for processing an event occurrence within a multithreaded p2008
Multi-threading techniques for a processor utilizing a replay queue2007
Processor with a replay system that includes a replay queue for improved through2007
Interface to a memory system for a processor having a replay system2006
Method and apparatus for processing an event occurrence for a least one thread w2006
Method and apparatus for entering and exiting multiple threads within a multithr2005