Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logical bus structure including plural physical busses for a multiprocessor system with a multi-level cache memory structure

Logical bus structure including plural physical busses for a multiprocessor system with a multi-level cache memory structure

US Patent 5889969 · Granted Mar 30, 1999

Estimated economic value: $21,009,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Buffered crossbar switch2010
Buffered crossbar switch and its method of operation2008
Method of operating a crossbar switch2007
Control logic implementation for a non-blocking switch network2007
Switching arrangement and method with separated output buffers2006
Method of operating a crossbar switch2006
Method of operating a buffered crossbar switch2005
Method and system for immediate exponent normalization in a fast floating point 2001
Method for register renaming by copying a 32 bits instruction directly or indire2001
Memory card interface method using multiplexed storage protect key to indicate c2001
Register renaming with a pool of physical registers2000
High performance shared cache2000