Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for testing an integrated circuit with user definable trace function

Method for testing an integrated circuit with user definable trace function

US Patent 5884023 · Granted Mar 16, 1999

Estimated economic value: $61,355,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for intelligently buffer tracking for optimized dataflow wit2025
Synchronizing a device that has been power cycled to an already operational syst2024
Systems and methods for intelligently buffer tracking for optimized dataflow wit2023
Systems and methods for intelligent graph-based buffer sizing for a mixed-signal2023
Systems and methods for controlling access to secure debugging and profiling fea2023
Synchronizing a device that has been power cycled to an already operational syst2023
Systems and methods for intelligently buffer tracking for optimized dataflow wit2021
Operating state machine controllers after powering, decoupling, monitoring, coup2021
Systems and methods for implementing operational transformations for restricted 2021
TCKC/TMSC counter, gating circuitry for selection, deselection, technology speci2020
Series equivalent scans across multiple scan topologies2020
Detecting power supply sag in an integrated circuit2020