{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Pattern data compression and decompression for semiconductor test system", "item": "https://www.patentleaderboard.com/patent/5883906"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pattern data compression and decompression for semiconductor test system

Pattern data compression and decompression for semiconductor test system

US Patent 5883906 · Granted Mar 16, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimization and scheduling of the handling of devices in the automation process2021
DUT testing with configurable cooling control using DUT internal temperature dat2020
Test system supporting multiple users using different applications2020
Test program flow control2019
Automated generation of a test class pre-header from an interactive graphical us2017
Implementing edit and update functionality within a development environment used2017
Using shared pins in a concurrent test execution environment2016
Method and structure to develop a test program for semiconductor integrated circ2012
Method and system for performing installation and configuration management of te2011
Method and apparatus for testing integrated circuits2008
Method and system for simulating a modular test system2007
Event based IC test system2006