Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical interconnect for programmable logic devices

Hierarchical interconnect for programmable logic devices

US Patent 5883526 · Granted Mar 16, 1999

Estimated economic value: $40,015,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Preform assembly for drawing multicore or holey optical fibre and method of manu2025
Cutoff shifted optical fibre2023
Cut-off shifted optical fibre with large effective area2022
Dynamic scan chain and method2021
FPGA configuration bitstream protection using multiple keys2015
PLD architecture for flexible placement of IP function blocks2015
FPGA configuration bitstream protection using multiple keys2014
PLD architecture for flexible placement of IP function blocks2014
PLD architecture for flexible placement of IP function blocks2013
FPGA configuration bitstream protection using multiple keys2012
Apparatus and methods for adjusting performance of programmable logic devices2012
PLD architecture for flexible placement of IP function blocks2012