Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating Tungsten local interconnections in high density CMOS circuits

Method for fabricating Tungsten local interconnections in high density CMOS circuits

US Patent 5882992 · Granted Mar 16, 1999

Estimated economic value: $18,667,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor devices with single-photon avalanche diodes and isolation structur2025
Edge seals for semiconductor packages2025
Semiconductor devices with single-photon avalanche diodes and isolation structur2024
Self-aligned contact openings for backside through substrate vias2024
Edge seals for semiconductor packages2024
Backside illumination image sensors2023
Edge seals for semiconductor packages2023
Method of forming a metal silicide transparent conductive electrode2021
Methods of forming capacitors2021
Stacked transistor assembly with dual middle mounting clips2021
Method of forming a metal silicide transparent conductive electrode2021
Semiconductor package having magnetic interconnects and related methods2021