Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for optimizing system bus bandwidth in an embedded communication system

System and method for optimizing system bus bandwidth in an embedded communication system

US Patent 5881248 · Granted Mar 9, 1999

Estimated economic value: $5,385,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

I/O node for a computer system including an integrated graphics engine and an in2005
I/O node for a computer system including an integrated graphics engine2004
Automatic early PCI transaction retry2003
Method and apparatus for overlapping programmable address regions2002
Flexible microcontroller architecture2002
Flexible PC/AT-compatible microcontroller2002
Method and apparatus for non-concurrent arbitration of multiple busses2000
Method and system for supporting non-deterministic burst lengths in a memory sys1999
Communication system which in a first mode supports concurrent memory acceses of1999
Computer system for concurrent data transferring between graphic controller and 1999
Modifying RAS timing based on wait states to accommodate different speed grade D1999