Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for addressing a cache memory in a computer system utilizing cache tag memory with integrated adder and pre-decode circuit

Apparatus and method for addressing a cache memory in a computer system utilizing cache tag memory with integrated adder and pre-decode circuit

US Patent 5860092 · Granted Jan 12, 1999

Estimated economic value: $6,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bovine rumination and estrus prediction system (BRES) and method2020
Systems and methods for removable vehicle seat sensor2018
Bovine rumination and estrus prediction system (BRES) and method2018
Real time location system and method2018
Systems and methods for removable vehicle seat sensor2017
Board test system and method2016
Board test system and method2015
Delay locked loop having internal test path2013
Structures and methods for optimizing power consumption in an integrated chip de2013
Charging systems and methods for thin-film lithium-ion battery2012
Dual-height cell with variable width power rail architecture2006
Delay-locked loop with built-in self-test of phase margin2006