Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel and scalable method for identifying valid instructions and a superscalar microprocessor including an instruction scanning unit employing the method

Parallel and scalable method for identifying valid instructions and a superscalar microprocessor including an instruction scanning unit employing the method

US Patent 5859991 · Granted Jan 12, 1999

Estimated economic value: $4,051,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microcode scan unit for scanning microcode instructions using predecode data2001
Method for concurrently dispatching microcode and directly-decoded instructions 2000
Apparatus for generating a valid mask2000
Instruction alignment unit employing dual instruction queues for high frequency 2000
Cache holding register for delayed update of a cache line into an instruction ca2000
Predecoding technique for indicating locations of opcode bytes in variable byte-2000
Cache holding register for receiving instruction packets and for providing the i1999
Microcode scan unit for scanning microcode instructions using predecode data1999
Instruction alignment unit employing dual instruction queues for high frequency 1999
Method and apparatus for predecoding variable byte length instructions for scann1999
Parallel mask decoder and method for generating said mask1999
Dual comparator scheme for detecting a wrap-around condition and generating a ca1999