Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache holding register for receiving instruction packets and for providing the instruction packets to a predecode unit and instruction cache

Cache holding register for receiving instruction packets and for providing the instruction packets to a predecode unit and instruction cache

US Patent 5983321 · Granted Nov 9, 1999

Estimated economic value: $2,369,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analyses and topology visualizations of network devices and networks2025
Microprocessor with odd and even register sets2025
Vector processor with vector data buffer2025
Microprocessor with time count based instruction execution and replay2025
Microprocessor with a time counter for statically dispatching extended instructi2024
Out-of-order execution of loop instructions in a microprocessor2024
Microprocessor with non-cacheable memory load prediction2024
Vector processor with extended vector registers2024
Vector coprocessor with time counter for statically dispatching instructions2024
Microprocessor with shared read and write buses and instruction issuance to mult2024
Sensor calibration considering subject-dependent variables and/or body positions2024
Microprocessor with time counter for statically dispatching instructions with ph2024