Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual comparator scheme for detecting a wrap-around condition and generating a cancel signal for removing wrap-around buffer entries

Dual comparator scheme for detecting a wrap-around condition and generating a cancel signal for removing wrap-around buffer entries

US Patent 5900013 · Granted May 4, 1999

Estimated economic value: $2,190,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analyses and topology visualizations of network devices and networks2025
Data processor having a cache with efficient storage of predecode information, c2010
Method for optimizing loop control of microcoded instructions2008
Parallel mask generator2004
Three state branch history using one bit in a branch prediction mechanism2001
Microcode scan unit for scanning microcode instructions using predecode data2001
Method for concurrently dispatching microcode and directly-decoded instructions 2000
Apparatus for generating a valid mask2000
Branch prediction with added selector bits to increase branch prediction capacit2000
Instruction alignment unit employing dual instruction queues for high frequency 2000
Cache holding register for delayed update of a cache line into an instruction ca2000
Cache holding register for delayed update of a cache line into an instruction ca2000