Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for designing an LSI layout utilizing cells having a predetermined wiring height in order to reduce wiring zones

US Patent 5852562 · Granted Dec 22, 1998

Estimated economic value: $210,000

Assignee

Inventors

View full patent text on Google Patents →