Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Thin epitaxy resurf integrated circuit containing high voltage p-channel and n-channel devices with source or drain not tied to ground

Thin epitaxy resurf integrated circuit containing high voltage p-channel and n-channel devices with source or drain not tied to ground

US Patent 5852314 · Granted Dec 22, 1998

Estimated economic value: $17,927,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic junction device with a reduced recovery time for applications subject2020
Electronic junction device with a reduced recovery time for applications subject2019
Semiconductor device with buried metallic region, and method for manufacturing t2018
Process for manufacturing integrated device incorporating low-voltage components2016
Integrated voltage divider2015
Integrated device incorporating low-voltage components and power components, and2015
SOI device with contact trenches formed during epitaxial growing2012
Driving configuration of a switch2011
Driving configuration of a switch2011
SOI device with contact trenches formed during epitaxial growing2009
Process for the singulation of integrated devices in thin semiconductor chips2009
Method for manufacturing a vertical-gate MOS transistor with countersunk trench-2009