Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for validating interrupts before presentation to a CPU

System and method for validating interrupts before presentation to a CPU

US Patent 5850555 · Granted Dec 15, 1998

Estimated economic value: $6,006,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-based memory initialization2017
Content addressable memory with search line test circuitry2016
Memories having a built-in self-test (BIST) feature2016
Telescoping, bendable rod having measurement markings for measuring lengths2015
Dynamic voltage adjustment for memory2009
Arrangement in a channel adapter for transmitting data according to link widths 2009
Apparatus and method for adjusting an operating parameter of an integrated circu2009
Memory with fault tolerant reference circuitry2008
Integrated circuit fuses having corresponding storage circuitry2008
Temperature based DRAM refresh2007
Arrangement in a channel adapter for segregating transmit packet data in transmi2007
Embedded channel adapter having link layer configured for concurrent retrieval o2007