Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for implementing a branch target buffer cache with multiple BTB banks

Method and apparatus for implementing a branch target buffer cache with multiple BTB banks

US Patent 5842008 · Granted Nov 24, 1998

Estimated economic value: $128,337,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for shared resource partitioning through credit management2021
Scalable memory interface for graphical processor unit2020
Mechanism to support variable size page translations2019
Apparatus and method for shared resource partitioning through credit management2019
Branch misprediction recovery using a side memory2007
Micro-operation un-lamination2007
Preventing a read of a next sequential chunk in branch prediction of a subject c2007
Method and apparatus of branch prediction2006
Single array banked branch target buffer2006
Fusion of processor micro-operations2005
Single array banked branch target buffer2004
Branch misprediction recovery using a side memory2003