Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On-chip programming verification system for PLDs

On-chip programming verification system for PLDs

US Patent 5841867 · Granted Nov 24, 1998

Estimated economic value: $25,954,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for dynamically reconfiguring automatic test equipment2020
Reducing susceptibility of circuit designs to single event upsets2011
Identifying bitstream load issues in an integrated circuit2011
Determining a cycle basis of a directed graph2011
Verifying design isolation using bitstreams2010
Identification of multi-device systems2010
JTAG to SPI PROM conduit2010
Determining a length of the instruction register of an unidentified device on a 2009
Method and mechanism for controlling power consumption of an integrated circuit2009
Management of configuration data by generating a chain description data set that2009
Configuration access from a boundary-scannable device2009
Monitoring the state vector of a test access port2008