Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing susceptibility of circuit designs to single event upsets

Reducing susceptibility of circuit designs to single event upsets

US Patent 8065644 · Granted Nov 22, 2011

Estimated economic value: $4,107,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for dynamically reconfiguring automatic test equipment2020
Electromagnetic verification of integrated circuits2018
Method and circuits for superclocking2016
Method and apparatus for conducting an assay2014
Method and apparatus for conducting an assay2013
Prioritized detection of memory corruption2013
Isolation verification for implementing modular redundancy within programmable i2011
Identifying bitstream load issues in an integrated circuit2011
Isolation verification within integrated circuits2011
Methods for automatically generating fault mitigation strategies for electronic 2011
Determining a cycle basis of a directed graph2011
Verifying design isolation using bitstreams2010