Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › NMOS charge-sharing prevention device for dynamic logic circuits

NMOS charge-sharing prevention device for dynamic logic circuits

US Patent 5838169 · Granted Nov 17, 1998

Estimated economic value: $29,605,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Voltage controlled oscillator with accelerating and decelerating circuits2001
Edge triggered latch2000
Coupled noise reduction circuitry2000
High performance dynamic multiplexers without clocked NFET2000
Automated method for optimizing characteristics of electronic circuits2000
Automated method for circuit optimization1999
PMOS charge-sharing prevention device for dynamic logic circuits1998
High performance dynamic logic compatible and scannable transparent latch1998
Data processing system and method for improving performance of domino-type logic1997
Fast, low power exclusive or circuit1996
Personal computer system with input/output controller having serial/parallel por1995
Dynamic to static logic translator or pulse catcher1995