Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High performance dynamic logic compatible and scannable transparent latch

High performance dynamic logic compatible and scannable transparent latch

US Patent 5767717 · Granted Jun 16, 1998

Estimated economic value: $7,430,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid coloring methodology for multi-pattern technology2019
Variable interconnect pitch for improved performance2018
Grounding dummy gate in scaled layout design2016
Contact resistance test structure and methods of using same2008
Voltage controlled oscillator with accelerating and decelerating circuits2001
Edge triggered latch2000
Coupled noise reduction circuitry2000
High performance dynamic multiplexers without clocked NFET2000
Automated method for optimizing characteristics of electronic circuits2000
Automated method for circuit optimization1999
NMOS charge-sharing prevention device for dynamic logic circuits1998
PMOS charge-sharing prevention device for dynamic logic circuits1998