Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High performance implementation of the load reserve instruction in a superscalar microprocessor that supports multi-level cache organizations

High performance implementation of the load reserve instruction in a superscalar microprocessor that supports multi-level cache organizations

US Patent 5835946 · Granted Nov 10, 1998

Estimated economic value: $21,430,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

ID-based transaction routing for PCIe endpoint lending2025
Logical clock connection in an integrated circuit design2025
Genetically modified probiotic for the treatment of phenylketonuria (PKU) diseas2020
Systems and methods for improved angular resolution in multiple-input multiple-o2020
Bus-based cache architecture2019
Post dilation balloon with marker bands for use with stented valves2019
Memory management component having multiple memory management modules and method2018
Method and apparatus for controlling wake events in a data processing system2018
Error recovery in a data processing system which implements partial writes2016
Predicate counter2016
Interconnect controller for a data processing device with transaction tag lockin2015
Format friendly encryption2015