Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for maintaining cache coherency using a single controller for multiple cache memories

Method and apparatus for maintaining cache coherency using a single controller for multiple cache memories

US Patent 5832534 · Granted Nov 3, 1998

Estimated economic value: $60,287,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pay-per-use metering service for electronic design automation workloads in the c2025
Identifying and extracting addresses within content2022
Apparatus and method for transactional memory and lock elision including abort a2019
Apparatus and method for transactional memory and lock elision including an abor2019
Tracking mode of a processing device in instruction tracing systems2019
Instruction and logic to test transactional execution status2019
Instruction and logic to test transactional execution status2019
Instruction and logic to test transactional execution status2019
Instruction and logic to test transactional execution status2019
Instruction and logic to test transactional execution status2019
Instruction and logic to test transactional execution status2018
Last branch record indicators for transactional memory2018