Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming multileves interconnections for semiconductor fabrication

Method for forming multileves interconnections for semiconductor fabrication

US Patent 5817572 · Granted Oct 6, 1998

Estimated economic value: $51,460,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Switch policy for hybrid scheduling in multi-processor systems2021
System, apparatus, and method for extending network with power supply2013
Shielded structures to protect semiconductor devices2010
Method to selectively increase the top resistance of the lower programming elect2007
Using selective deposition to form phase-change memory cells2007
Using selective deposition to form phase-change memory cells2007
Reducing shunts in memories with phase-change material2007
Integrated circuit die and an electronic assembly having a three-dimensional int2006
High dielectric constant metal oxide gate dielectrics2006
Method of creating shielded structures to protect semiconductor devices2005
In-plane on-chip decoupling capacitors and method for making same2005
In-plane on-chip decoupling capacitors and method for making same2005