Home › Circuit for placing a cache memory into low power mode in response to special bus cycles executed on the bus

Circuit for placing a cache memory into low power mode in response to special bus cycles executed on the bus

US Patent 5813022 · Granted Sep 22, 1998

Estimated economic value: $83,462,000 ⓘ

Assignee