Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Block clock and initialization circuit for a complex high density PLD

Block clock and initialization circuit for a complex high density PLD

US Patent 5811987 · Granted Sep 22, 1998

Estimated economic value: $3,273,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual power supplied memory cells and deterministic reset thereof for programmabl2025
Multi-modal memory apparatuses and systems2025
Selectively powered embedded memory systems and methods2025
Memory device with redundancy for page-based repair2025
Intra-controllers for error correction code2025
Systems and methods to manage memory during power down and storage2025
Apparatuses and methods for input receiver circuits and receiver masks for same2025
Memory array with compensated word line access delay2024
Error logging for a memory device with on-die wear leveling2024
Memory array with compensated word line access delay2024
Multi-modal memory apparatuses and systems2024
Activate information on preceding command2024