Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array with compensated word line access delay

Memory array with compensated word line access delay

US Patent 12080330 · Granted Sep 3, 2024

Estimated economic value: $19,072,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-modal memory apparatuses and systems2025
Memory device with redundancy for page-based repair2025
Intra-controllers for error correction code2025
Systems and methods to manage memory during power down and storage2025
Apparatuses and methods for input receiver circuits and receiver masks for same2025
Memory device for supporting command bus training mode and method of operating t2025
Memory array with compensated word line access delay2024
Memory array with compensated word line access delay2024
Error logging for a memory device with on-die wear leveling2024
Multi-modal memory apparatuses and systems2024
Activate information on preceding command2024
Memory device with redundancy for page-based repair2024