Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing the number of coherency cycles within a directory-based cache coherency memory system uitilizing a memory state cache

Method for reducing the number of coherency cycles within a directory-based cache coherency memory system uitilizing a memory state cache

US Patent 5809536 · Granted Sep 15, 1998

Estimated economic value: $52,435,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit card with coherent interconnect2022
Interleaved card/riser connection assembly for compact card integration2021
Techniques for determining victim row addresses in a volatile memory2017
Techniques for determining victim row addresses in a volatile memory2016
Apparatus and method for selectively allocating cache lines in a partitioned cac2004
Transmission line system for printed circuits2000
Directory-based coherency system for maintaining coherency in a dual-ported memo2000
Directory-based coherency system for maintaining coherency in a dual-ported memo2000
Directory-based coherency system for maintaining coherency in a dual-ported memo2000
Method and apparatus for monitoring bus transactions based on cycle type and mem2000
Multiprocessor computing apparatus having spin lock fairness2000
Method and apparatus for determining memory pages having greatest frequency of a2000