Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for monitoring bus transactions based on cycle type and memory address range

Method and apparatus for monitoring bus transactions based on cycle type and memory address range

US Patent 6073225 · Granted Jun 6, 2000

Estimated economic value: $186,775,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for splitting logs2023
Accessing beyond memory address range of commodity operating system using enhanc2002
Directory-based coherency system for maintaining coherency in a dual-ported memo2000
Method and apparatus for determining memory pages having greatest frequency of a2000
Method and apparatus for dynamically monitoring memory page access frequency in 2000
Method and apparatus for determining memory page access information in a non-uni2000
Method and apparatus for determining memory page access information in a non-uni2000
Memory page location control for multiple memory-multiple processor system1999
Directory-based coherency system using two bits to maintain coherency on a dual 1999
Method and apparatus for enabling physical memory larger than corresponding virt1999
Method and apparatus for caching state information within a directory-based cohe1998
Method and apparatus for executing a family generic processor specific applicati1998