Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for testing and debugging a multiprocessing interrupt controller

System and method for testing and debugging a multiprocessing interrupt controller

US Patent 5790871 · Granted Aug 4, 1998

Estimated economic value: $1,601,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-based memory initialization2017
Content addressable memory with search line test circuitry2016
Memories having a built-in self-test (BIST) feature2016
Dynamic voltage adjustment for memory2009
Apparatus and method for adjusting an operating parameter of an integrated circu2009
Memory with fault tolerant reference circuitry2008
Integrated circuit fuses having corresponding storage circuitry2008
Temperature based DRAM refresh2007
Nonvolatile memory system using magneto-resistive random access memory (MRAM)2007
Hardware initialization method that is independent of boot code architecture2007
Temperature based DRAM refresh2007
Non-volatile memory system having a programmably selectable boot code section si2007