Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System integration of DRAM macros and logic cores in a single chip architecture

System integration of DRAM macros and logic cores in a single chip architecture

US Patent 5790839 · Granted Aug 4, 1998

Estimated economic value: $10,071,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gated diode memory cells2015
Amplifiers using gated diodes2015
Method and system for providing an improved store-in cache2014
Gated diode memory cells2014
Dynamic memory cell structures2014
Low voltage signaling2014
Gated diode memory cells2013
Low-swing signaling scheme for data communication2013
Amplifiers using gated diodes2012
On-line TOF-PET mashed rebinning for continuous bed motion acquisitions2012
Amplifiers using gated diodes2012
Defining lost event talley tag packets when PET count rates exceed available acq2011