Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a buried-sidewall-strap two transistor one capacitor trench cell

Method of forming a buried-sidewall-strap two transistor one capacitor trench cell

US Patent 5780335 · Granted Jul 14, 1998

Estimated economic value: $15,917,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Comparator eliminating need for one's complement logic for signed numbers2007
Dual-type thin-film field-effect transistors and applications2005
Merged logic and memory combining thin film and bulk Si transistors2003
Method for fabricating flash memory device using dual damascene process2002
Data retention registers2002
High performance semiconductor memory device with low power consumption2001
Decoupling capacitor structure distributed above an integrated circuit and metho2001
Provably correct storage arrays2001
Provably correct storage arrays2001
Merged logic and memory combining thin film and bulk Si transistors2001
Method of self programmed built in self test2001
Method and system for tuning of components for integrated circuits2001