Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Merged logic and memory combining thin film and bulk Si transistors

Merged logic and memory combining thin film and bulk Si transistors

US Patent 6620659 · Granted Sep 16, 2003

Estimated economic value: $13,659,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Anti-fuse and fuse structures for improving the functionality of qubit circuits2025
Anti-fuse and fuse structures for improving the functionality of qubit circuits2025
Layered substrate structures with aligned optical access to electrical devices2024
Microwave-to-optical quantum transducers2023
Vertically integrated active matrix backplane2020
Selective and conformal passivation layer for 3D high-mobility channel devices2018
Air gap semiconductor structure with selective cap bilayer2018
Lateral bipolar transistor2018
Low resistance metal contacts to interconnects2017
Low-loss large-grain optical waveguide for interconnecting components integrated2017
Low resistance metal contacts to interconnects2017
Method of forming an air gap semiconductor structure with selective cap bilayer2017