Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for implementing a four-way least recently used (LRU) mechanism in high-performance

Method for implementing a four-way least recently used (LRU) mechanism in high-performance

US Patent 5765191 · Granted Jun 9, 1998

Estimated economic value: $6,285,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computer implemented accessibility systems and methods2025
Dynamically updating hardware prefetch trait to exclusive or shared at program d2019
Accessing physical memory from a CPU or processing element in a high performance2019
Dynamically updating hardware prefetch trait to exclusive or shared in multi-mem2018
Method and apparatus for accessing physical memory from a CPU or processing elem2017
Fully associative cache memory budgeted by memory access type2017
Method and apparatus for accessing physical memory from a CPU or processing elem2016
Security event data normalization2015
Efficient data prefetching in the presence of load hits2013
Efficient data prefetching in the presence of load hits2013
Reducing idle leakage power in an IC2013
Avoiding memory access latency by returning hit-modified when holding non-modifi2013