Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adaptive 128-bit floating point load and store instructions for quad-precision compatibility

Adaptive 128-bit floating point load and store instructions for quad-precision compatibility

US Patent 5764959 · Granted Jun 9, 1998

Estimated economic value: $57,213,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Organizing prime data elements using a tree data structure2025
Exploiting locality of prime data for efficient retrieval of data that has been 2024
Organizing prime data elements using a tree data structure2024
Reduction of data stored on a block processing storage system2023
Lossless reduction of data by using a prime data sieve and performing multidimen2022
Using a distributed prime data sieve for efficient lossless reduction, search, a2021
Using a distributed prime data sieve for efficient lossless reduction, search, a2018
Performing keyword-based search and retrieval on data that has been losslessly r2017
Performing multidimensional search and content-associative retrieval on data tha2017
Efficient data communication based on lossless reduction of data by deriving dat2016
Efficient lossless reduction of data by deriving data from prime data elements r2016
Virtual core management2010