Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned isolation and planarization process for memory array

Self-aligned isolation and planarization process for memory array

US Patent 5763309 · Granted Jun 9, 1998

Estimated economic value: $825,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for smart aquaculture2022
Pipelined FFT circuit and transform method thereof2013
Method for forming a flash memory cell having contoured floating gate surface2004
Method for forming a flash memory cell having contoured floating gate surface2003
Contact array structure for buried type transistor2002
Method for forming a contoured floating gate cell2002
Method for forming a v-shaped floating gate2001
Shallow trench isolation method used in a semiconductor wafer2001
Method of making nonvolatile memory devices having reduced resistance diffusion 2001
Interpoly dielectric process1998
Nitridation process with peripheral region protection1998
Self-aligned trench isolation for memory array using sidewall spacers1997