Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making nonvolatile memory devices having reduced resistance diffusion regions

Method of making nonvolatile memory devices having reduced resistance diffusion regions

US Patent 6177317 · Granted Jan 23, 2001

Estimated economic value: $203,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and manufacturing method thereof2025
Semiconductor device and method of formation2024
Method for reducing Schottky barrier height and semiconductor device with reduce2023
Semiconductor device and manufacturing method thereof2023
Metal-insulator-semiconductor-insulator-metal (MISIM) device, method of operatio2023
Semiconductor memory device2023
Method for forming stressor, semiconductor device having stressor, and method fo2022
Method for reducing Schottky barrier height and semiconductor device with reduce2022
Semiconductor device and method of formation2022
System and method for smart aquaculture2022
Power metal-oxide-semiconductor field effect transistor2022
2D crystal hetero-structures and manufacturing methods thereof2021