Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for selective support of non-architected instructions within a superscaler processor system utilizing a special access bit within a machine state register

Method and system for selective support of non-architected instructions within a superscaler processor system utilizing a special access bit within a machine state register

US Patent 5758141 · Granted May 26, 1998

Estimated economic value: $6,589,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secure memory sharing2025
Enhanced endpoint multicast emulation2024
Integrity protected access control mechanisms2024
Disaggregated system domain2023
Dynamic update of the number of architected registers assigned to software threa2022
Thread transition management2022
Dynamically updating hardware prefetch trait to exclusive or shared at program d2019
Thread transition management2019
Protected pointers2019
Secure privilege level execution and access protection2019
Remote processing and memory utilization2018
Protected regions2018