Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Procedure and system for placement optimization of cells within circuit blocks by optimizing placement of input/output ports within an integrated circuit design

Procedure and system for placement optimization of cells within circuit blocks by optimizing placement of input/output ports within an integrated circuit design

US Patent 5757658 · Granted May 26, 1998

Estimated economic value: $17,185,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with a pinmux crossbar and virtual pins for peripheral connec2015
MIMO with reduced compute complexity2012
Creating a power distribution arrangement with tapered metal wires for a physica2007
Floorplanning a hierarchical physical design to improve placement and routing2006
Optimizing locations of pins for blocks in a hierarchical physical design by usi2006
Optimization of the top level in abutted-pin hierarchical physical design2005
Optimization of abutted-pin hierarchical physical design2005
Facilitating press operation in abutted-pin hierarchical physical design2005
Facilitating verification in abutted-pin hierarchical physical design2004
Loading previously dispatched slots in multiple instruction dispatch buffer befo2004
Method and system for automatically generating low level program commands as dep2003
Method and system for implementing a graphical user interface for defining and l2003